The ’HC42 and CD74HCT42 BCD-to-Decimal Decoders utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL decoders with the low power consumption of standard CMOS integrated circuits. These devices have the capability of driving 10 LSTLL loads and are compatible with the standard LS logic family.

The 74HC42 is a one of ten BCD to decimal decoder. It accepts four BCD inputs (0A to 3A) and provides ten mutually exclusive outputs (0Y to 9Y). The logic design ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs.

TI 的 SN74HC42 是一款 4 线至 10 线解码器（10 选 1）。 查找参数、订购和质量信息.

2018年7月8日 · The 74HC/HCT42 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT42 decoders accept four active HIGH BCD inputs and provide 10 mutually exclusive active LOW outputs.

TI’s CD74HC42 is a High Speed CMOS Logic 1-of-10 BCD to Decimal Decoder. Find parameters, ordering and quality information.

74HC42. Products All products. All products Discover Nexperia’s extensive portfolio of diodes, bipolar transistors, ESD protection devices, MOSFETs, GaN FETs, IGBTs, and analog & logic ICs. Our components power virtually every electronic design worldwide - from automotive and industrial to mobile and consumer applications. All products ...

74HC42D,653 Nexperia 逻辑控制器芯片中文资料PDF, 共(12)页, 74HC42D,653数据手册有芯片封装SOIC-16和参数资料, 74HC42 系列 6 V 表面贴装 BCD至十进制 解码器 - SOIC-16。

HC42和CD74HCT42 BCD-to-Decimal解码器利用硅栅CMOS技术实现类似于LSTTL解码器的运行速度，具有低功耗标准CMOS集成电路。 这些器件能够驱动10个LSTLL负载，并与标准LS逻辑系列兼容。 根据BCD输入选择十个输出之一（选择低电平）。 无效的BCD输入导致没有选择任何输出（所有输出均为高电平）。 标准输出。 10 LSTTL负载. 总线驱动器输出。 15 LSTTL负载. 宽工作温度范围。 -55°C至125°C. 电子发烧友网为你提供TI (ti)cd74hc42相关产品参数、数据手 …

2025年2月8日 · 74hc42 是 10 个 bcd 到十进制解码器之一。它接受四个 bcd 输入（0a 至 3a）和 提供 10 个互斥输出（0y 至 9y）。逻辑设计确保所有输出都 当大于 9 的二进制代码应用于输入时为 high。最重要的投入 （3a） 当设备用作 1/8 解码器时，会产生有用的抑制功能。

The 74HC42 is a one of ten BCD to decimal decoder. It accepts four BCD inputs (0A to 3A) and provides ten mutually exclusive outputs (0 Y to 9 Y). The logic design ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs.