The below diagram (Figure-1) shows a typical memory controller verification environment Figure-1: Typical Memory controller verification environment In a block level verification environment the host ...