If many parallel lines have to be routed on the IC then bundling is a possibility with the signal lines and the related clock are running next to each other, retaining the relative relationship. The ...

A very common example of this would be the reset stage of a counter. Consider a functional bug in the logic associated with a down counter which waits for the arrival of an external signal ...